Skip to content

Fix reset #212

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Fix reset #212

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
4ebd338
Merge pull request #206 from zhangziqing/oscpu-master-wip
poemonsense Aug 26, 2024
34fc5cf
Fixed the bug where the Queue still allowed entries when reset or flu…
SAuLnu Oct 26, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 8 additions & 1 deletion src/main/scala/utils/FlushableQueue.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -30,6 +30,8 @@ class FlushableQueue[T <: Data](gen: T, val entries: Int,
private val full = ptr_match && maybe_full
private val do_enq = WireInit(io.enq.fire)
private val do_deq = WireInit(io.deq.fire)
//Unable enter quene when reset or flush
private val not_enq = RegInit(true.B)

when (do_enq) {
ram(enq_ptr.value) := io.enq.bits
Expand All @@ -43,7 +45,7 @@ class FlushableQueue[T <: Data](gen: T, val entries: Int,
}

io.deq.valid := !empty
io.enq.ready := !full
io.enq.ready := !full & !not_enq
io.deq.bits := ram(deq_ptr.value)

if (flow) {
Expand All @@ -65,6 +67,11 @@ class FlushableQueue[T <: Data](gen: T, val entries: Int,
deq_ptr.value := 0.U
}
maybe_full := false.B
not_enq := true.B
}

when (!io.flush){
not_enq := false.B //add
}

private val ptr_diff = enq_ptr.value - deq_ptr.value
Expand Down
14 changes: 10 additions & 4 deletions src/main/scala/utils/SRAMTemplate.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -74,17 +74,23 @@ class SRAMTemplate[T <: Data](gen: T, set: Int, way: Int = 1,

val wordType = UInt(gen.getWidth.W)
val array = SyncReadMem(set, Vec(way, wordType))
val (resetState, resetSet) = (WireInit(false.B), WireInit(0.U))
val (resetState, resetSet) = (RegInit(false.B), WireInit(0.U))

if (shouldReset) {
val _resetState = RegInit(true.B)
val (_resetSet, resetFinish) = Counter(_resetState, set)
when (resetFinish) { _resetState := false.B }
val (_resetSet, resetFinish) = Counter(resetState, set)
when (resetFinish) { _resetState := false.B;resetState := false.B }

resetState := _resetState
resetSet := _resetSet

withReset(reset.asBool){
when(!reset.asBool) {
resetState := _resetState
}
}

}

val (ren, wen) = (io.r.req.valid, io.w.req.valid || resetState)
val realRen = (if (singlePort) ren && !wen else ren)

Expand Down