Skip to content

Pull requests: Minres/DBT-RISE-RISCV

New pull request New
Clear current search query, filters, and sorts
0 Open 13 Closed
0 Open 13 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

reworks mstatus handling,
#28 by EAlexJ was merged Dec 16, 2025 Loading…
1
Adds S-Mode to GC cores, allowing instantiation of msu_vp cores
#22 by EAlexJ was merged Aug 27, 2025 Loading…
Refactors privilege wrapper and composition of features
#17 by eyck was merged Jul 20, 2025 Loading…
Refactor implementation
#16 by eyck was merged Jul 17, 2025 Loading…
adding config for local interrupts enhancement
#15 by dan-clemens was merged May 2, 2025 Loading…
@eyck
remove time limit and jump-to-self end conditions
#14 by quic-egmc was merged Sep 26, 2024 Loading…
add rv64gc to register_cores.cpp
#13 by quic-egmc was merged Sep 25, 2024 Loading…
make disassembly output SCCINFO
#12 by quic-egmc was merged Sep 6, 2024 Loading…
Develop
#5 by eyck was merged Jun 30, 2024 Loading…
Fix for build when HAS_TCC is disabled
#4 by quic-egmc was merged Jun 21, 2024 Loading…
fix warnings
#3 by rafzi was merged Oct 15, 2021 Loading…
coredsl: add all arguments to args_disass
#2 by rafzi was merged Feb 2, 2021 Loading…
Update main
#1 by eyck was merged Nov 26, 2017 Loading…
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.