这是一个面向硬件设计，硬件安全领域 的、开源的IP库。所有RTL经过FPGA验证，一些模块在基于RISC_V的SOC上进行集成，并且作者对这些IP开发了测试软件。
本IP库向所有相关领域的IC/FPGA设计人员开放！！！欢迎大家对此社区贡献力量。
This is an open-source hardware secure IP library.
forked from houdonghui1/open-source-secure-IP-library
-
Notifications
You must be signed in to change notification settings - Fork 0
zhengrong666/open-source-secure-IP-library
About
This is an open-source hardware secure IP library.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 89.1%
- C 8.1%
- Verilog 2.0%
- Starlark 0.8%