Skip to content

Support SPI driver for Renesas RA6, RA4, RA2 devices #79285

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Nov 25, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra2a1/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -78,6 +78,8 @@ hardware features:
+-----------+------------+-------------------------------+
| UART | on-chip | uart |
+-----------+------------+-------------------------------+
| SPI | on-chip | spi |
+-----------+------------+-------------------------------+

The default configuration can be found in
:zephyr_file:`boards/renesas/ek_ra2a1/ek_ra2a1_defconfig`
Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra2a1/ek_ra2a1-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -16,4 +16,14 @@
drive-strength = "medium";
};
};

spi1_default: spi1_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 1, 4)>,
<RA_PSEL(RA_PSEL_SPI, 1, 5)>,
<RA_PSEL(RA_PSEL_SPI, 1, 3)>,
<RA_PSEL(RA_PSEL_SPI, 1, 2)>;
};
};
};
11 changes: 11 additions & 0 deletions boards/renesas/ek_ra2a1/ek_ra2a1.dts
Original file line number Diff line number Diff line change
Expand Up @@ -58,3 +58,14 @@
status = "okay";
};
};

&spi1 {
pinctrl-0 = <&spi1_default>;
pinctrl-names = "default";
cs-gpios = <&ioport1 2 GPIO_ACTIVE_LOW>;
status = "okay";
};

&ioport1 {
status = "okay";
};
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra4e2/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -98,6 +98,8 @@ The below features are currently supported on Zephyr OS for EK-RA4E2 board:
+-----------+------------+----------------------+
| CLOCK | on-chip | clock control |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra4e2/ek_ra4e2-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -11,4 +11,14 @@
<RA_PSEL(RA_PSEL_SCI_0, 4, 10)>;
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 2, 6)>,
<RA_PSEL(RA_PSEL_SPI, 2, 7)>,
<RA_PSEL(RA_PSEL_SPI, 3, 2)>,
<RA_PSEL(RA_PSEL_SPI, 3, 1)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra4e2/ek_ra4e2.dts
Original file line number Diff line number Diff line change
Expand Up @@ -76,3 +76,9 @@
&ioport2 {
status = "okay";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra4m2/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -98,6 +98,8 @@ The below features are currently supported on Zephyr OS for EK-RA4M2 board:
+-----------+------------+----------------------+
| CLOCK | on-chip | clock control |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra4m2/ek_ra4m2-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -11,4 +11,14 @@
<RA_PSEL(RA_PSEL_SCI_0, 4, 10)>;
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 1, 10)>,
<RA_PSEL(RA_PSEL_SPI, 1, 9)>,
<RA_PSEL(RA_PSEL_SPI, 1, 11)>,
<RA_PSEL(RA_PSEL_SPI, 3, 0)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra4m2/ek_ra4m2.dts
Original file line number Diff line number Diff line change
Expand Up @@ -72,3 +72,9 @@
&ioport4 {
status = "okay";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra4m3/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -100,6 +100,8 @@ The below features are currently supported on Zephyr OS for EK-RA4M3 board:
+-----------+------------+----------------------+
| CLOCK | on-chip | clock control |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra4m3/ek_ra4m3-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -11,4 +11,14 @@
<RA_PSEL(RA_PSEL_SCI_0, 4, 10)>;
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 7, 0)>,
<RA_PSEL(RA_PSEL_SPI, 7, 1)>,
<RA_PSEL(RA_PSEL_SPI, 7, 2)>,
<RA_PSEL(RA_PSEL_SPI, 7, 3)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra4m3/ek_ra4m3.dts
Original file line number Diff line number Diff line change
Expand Up @@ -72,3 +72,9 @@
&ioport4 {
status = "okay";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra4w1/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -90,6 +90,8 @@ The below features are currently supported on Zephyr OS for EK-RA4W1 board:
+-----------+------------+----------------------+
| CLOCK | on-chip | clock control |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra4w1/ek_ra4w1-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -11,4 +11,14 @@
<RA_PSEL(RA_PSEL_SCI_0, 1, 0)>;
};
};

spi1_default: spi1_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 1, 10)>,
<RA_PSEL(RA_PSEL_SPI, 1, 9)>,
<RA_PSEL(RA_PSEL_SPI, 1, 11)>,
<RA_PSEL(RA_PSEL_SPI, 1, 12)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra4w1/ek_ra4w1.dts
Original file line number Diff line number Diff line change
Expand Up @@ -59,3 +59,9 @@
&ioport4 {
status = "okay";
};

&spi1 {
pinctrl-0 = <&spi1_default>;
pinctrl-names = "default";
status = "okay";
};
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6e2/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -98,6 +98,8 @@ The below features are currently supported on Zephyr OS for EK-RA6E2 board:
+-----------+------------+----------------------+
| CLOCK | on-chip | clock control |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6e2/ek_ra6e2-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -11,4 +11,14 @@
<RA_PSEL(RA_PSEL_SCI_0, 4, 10)>;
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 1, 10)>,
<RA_PSEL(RA_PSEL_SPI, 1, 9)>,
<RA_PSEL(RA_PSEL_SPI, 1, 11)>,
<RA_PSEL(RA_PSEL_SPI, 3, 1)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6e2/ek_ra6e2.dts
Original file line number Diff line number Diff line change
Expand Up @@ -56,6 +56,12 @@
status = "okay";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport2 {
status = "okay";
};
Expand Down
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6m1/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -96,6 +96,8 @@ The below features are currently supported on Zephyr OS for EK-RA6M1 board:
+-----------+------------+----------------------+
| I2C | on-chip | i2c |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6m1/ek_ra6m1-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -20,4 +20,14 @@
drive-strength = "medium";
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 4, 10)>,
<RA_PSEL(RA_PSEL_SPI, 4, 11)>,
<RA_PSEL(RA_PSEL_SPI, 4, 12)>,
<RA_PSEL(RA_PSEL_SPI, 4, 13)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6m1/ek_ra6m1.dts
Original file line number Diff line number Diff line change
Expand Up @@ -55,6 +55,12 @@
pinctrl-names = "default";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport1 {
status = "okay";
};
Expand Down
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6m2/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -90,6 +90,8 @@ The below features are currently supported on Zephyr OS for EK-RA6M2 board:
+-----------+------------+----------------------+
| I2C | on-chip | i2c |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6m2/ek_ra6m2-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -20,4 +20,14 @@
drive-strength = "medium";
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 4, 10)>,
<RA_PSEL(RA_PSEL_SPI, 4, 11)>,
<RA_PSEL(RA_PSEL_SPI, 4, 12)>,
<RA_PSEL(RA_PSEL_SPI, 4, 13)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6m2/ek_ra6m2.dts
Original file line number Diff line number Diff line change
Expand Up @@ -55,6 +55,12 @@
pinctrl-names = "default";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport1 {
status = "okay";
};
Expand Down
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6m3/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -98,6 +98,8 @@ The below features are currently supported on Zephyr OS for EK-RA6M3 board:
+-----------+------------+----------------------+
| I2C | on-chip | i2c |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6m3/ek_ra6m3-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -20,4 +20,14 @@
drive-strength = "medium";
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 4, 10)>,
<RA_PSEL(RA_PSEL_SPI, 4, 11)>,
<RA_PSEL(RA_PSEL_SPI, 4, 12)>,
<RA_PSEL(RA_PSEL_SPI, 4, 14)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6m3/ek_ra6m3.dts
Original file line number Diff line number Diff line change
Expand Up @@ -42,6 +42,12 @@
};
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport1 {
status = "okay";
};
Expand Down
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6m4/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -103,6 +103,8 @@ The below features are currently supported on Zephyr OS for EK-RA6M4 board:
+-----------+------------+----------------------+
| I2C | on-chip | i2c |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6m4/ek_ra6m4-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -20,4 +20,14 @@
drive-strength = "medium";
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 2, 2)>,
<RA_PSEL(RA_PSEL_SPI, 2, 3)>,
<RA_PSEL(RA_PSEL_SPI, 2, 4)>,
<RA_PSEL(RA_PSEL_SPI, 2, 5)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6m4/ek_ra6m4.dts
Original file line number Diff line number Diff line change
Expand Up @@ -63,6 +63,12 @@
pinctrl-names = "default";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport4 {
status = "okay";
};
Expand Down
2 changes: 2 additions & 0 deletions boards/renesas/ek_ra6m5/doc/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,8 @@ The below features are currently supported on Zephyr OS for EK-RA6M5 board:
+-----------+------------+----------------------+
| I2C | on-chip | i2c |
+-----------+------------+----------------------+
| SPI | on-chip | spi |
+-----------+------------+----------------------+

Other hardware features are currently not supported by the port.

Expand Down
10 changes: 10 additions & 0 deletions boards/renesas/ek_ra6m5/ek_ra6m5-pinctrl.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -20,4 +20,14 @@
drive-strength = "medium";
};
};

spi0_default: spi0_default {
group1 {
/* MISO MOSI RSPCK SSL */
psels = <RA_PSEL(RA_PSEL_SPI, 2, 2)>,
<RA_PSEL(RA_PSEL_SPI, 2, 3)>,
<RA_PSEL(RA_PSEL_SPI, 2, 4)>,
<RA_PSEL(RA_PSEL_SPI, 2, 5)>;
};
};
};
6 changes: 6 additions & 0 deletions boards/renesas/ek_ra6m5/ek_ra6m5.dts
Original file line number Diff line number Diff line change
Expand Up @@ -63,6 +63,12 @@
pinctrl-names = "default";
};

&spi0 {
pinctrl-0 = <&spi0_default>;
pinctrl-names = "default";
status = "okay";
};

&ioport0 {
status = "okay";
};
Expand Down
Loading
Loading