Skip to content

arm_biquad_cascade_df1_32x64_q31: asrl(val, -shift) -> lsll(val, shift) #7

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

Conversation

keith-packard
Copy link

@keith-packard keith-packard commented Aug 11, 2025

This code was using asrl with an intentionally negative value. GCC 14 doesn't turn that into a left shift, instead it produces 0 for the result.

Use lsll instead to get the desired result.
(cherry picked from commit b7a49ac)

Upstream PR: ARM-software#265 (closed)

…t) (ARM-software#265)

This code was using asrl with an intentionally negative value. GCC 14
doesn't turn that into a left shift, instead it produces 0 for the
result.

Use lsll instead to get the desired result.

Signed-off-by: Keith Packard <keithp@keithp.com>
(cherry picked from commit b7a49ac)
keith-packard added a commit to keith-packard/zephyr that referenced this pull request Aug 11, 2025
This patch has been accepted upstream ARM-software/CMSIS-DSP#265.
The module PR, zephyrproject-rtos/cmsis-dsp#7 is pending review.

Signed-off-by: Keith Packard <keithp@keithp.com>
@stephanosio stephanosio merged commit 9751261 into zephyrproject-rtos:zephyr-4.0 Aug 14, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants