Skip to content
View yang-le's full-sized avatar

Block or report yang-le

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This book will be a textbook written in the univalent style, taking advantage of the presence of symmetry in the logic at an early stage.

HTML 425 26 Updated Sep 4, 2025

Programs from the book Lisp in Small Pieces, updated to work on modern schemes

Scheme 247 31 Updated Oct 9, 2020

A modernized and annotated code companion to Paul Graham's "On Lisp".

Common Lisp 331 38 Updated Nov 20, 2022

Doug Hoyte's "Production" version of macros from Let Over Lambda, ready for ASDF and Quicklisp.

Common Lisp 144 27 Updated Aug 2, 2023

Documented version of a simple type-theoretic language: Mini-TT

Haskell 18 Updated May 5, 2019

Minimal implementations for dependent type checking and elaboration

Haskell 732 46 Updated Aug 13, 2025

A demo implementation of a simple dependently-typed language

Haskell 611 94 Updated Nov 18, 2024

Chez Scheme

Scheme 7,160 1,005 Updated Sep 1, 2025

The math library of Lean 4

Lean 2,331 775 Updated Sep 7, 2025

NVIDIA PhysX SDK

C++ 4,125 544 Updated Jul 22, 2025

High performance voxel engine

C++ 51 3 Updated Dec 27, 2023

Continuing development of eMule

C++ 1,115 103 Updated Aug 17, 2024

赫蹏(hètí)是专为中文内容展示设计的排版样式增强。它基于通行的中文排版规范而来,可以为网站的读者带来更好的文章阅读体验。

SCSS 6,472 279 Updated Aug 31, 2025

Source files for SiFive's Freedom platforms (port to Zeowaa board with Cyclone 4 chip: see intel-zeowaa branch)

Scala 2 1 Updated Jul 7, 2019

Wishbone Avalon Bridge

Verilog 2 Updated Nov 13, 2019

Bus bridges and other odds and ends

Verilog 587 113 Updated Apr 14, 2025

32-bit Superscalar RISC-V CPU

Verilog 1,090 187 Updated Sep 18, 2021

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 2,861 465 Updated Jul 4, 2025

This project provides an official implementation of our recent work on real-time multi-object tracking in videos. The previous works conduct object detection and tracking with two separate models s…

Python 168 20 Updated Oct 3, 2023

Digital logic design tool and simulator

Java 6,123 769 Updated Sep 7, 2025

An open source cross-platform programming language focused on efficiency.

Swift 407 27 Updated Aug 19, 2025

Repo for counting stars and contributing. Press F to pay respect to glorious developers.

274,290 21,056 Updated Aug 22, 2025

traffic_signs_kendzi3d plugin

3 Updated Apr 21, 2024

The C++ Core Guidelines are a set of tried-and-true guidelines, rules, and best practices about coding in C++

CSS 44,162 5,509 Updated Jul 27, 2025

📥 past projects

C++ 80 98 Updated Jun 24, 2020

Tools to collect and test spice models

Python 37 10 Updated Apr 7, 2013

A Wargame based on the Matasano Crypto Challenges

Python 70 4 Updated Jun 3, 2016

Real-time object detection on Android using the YOLO network with TensorFlow

C++ 685 215 Updated Oct 15, 2022

Android SDK for Dialogflow

Java 573 268 Updated Feb 20, 2019

chaos preprocessor library. this is what boost preprocessor derived from.

C 124 13 Updated Mar 16, 2012
Next