Skip modules with no name (#19)

xlsynth · Nov 16, 2024 · 951867c · 951867c
1 parent 4715bcc
commit 951867c
Show file tree

Hide file tree

Showing 3 changed files with 5 additions and 2 deletions.
diff --git a/Cargo.lock b/Cargo.lock
diff --git a/Cargo.toml b/Cargo.toml
@@ -1,6 +1,6 @@
 [package]
 name = "slang-rs"
-version = "0.10.0"
+version = "0.11.0"
 edition = "2021"
 license = "Apache-2.0"
 description = "Rust bindings for the Slang Verilog parser"

diff --git a/src/extract.rs b/src/extract.rs
@@ -54,6 +54,9 @@ pub fn extract_ports_from_value(
         for member in members {
             if member["kind"] == "Instance" {
                 let module_name = member["name"].as_str().unwrap();
+                if module_name.is_empty() {
+                    continue;
+                }
                 let mut ports = Vec::new();
                 if let Some(instance_body_members) = member["body"]["members"].as_array() {
                     for instance_member in instance_body_members {