Skip to content
View wwwuxy's full-sized avatar
  • Southwest University of Science and Technology
  • Southwest University of Science and Technology

Highlights

  • Pro

Block or report wwwuxy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

4 stars written in Assembly
Clear filter

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,226 675 Updated Sep 27, 2024

Working draft of the proposed RISC-V V vector extension

Assembly 955 271 Updated Mar 17, 2024

Self checking RISC-V directed tests

Assembly 78 10 Updated Sep 28, 2024

Chisel RISC-V Vector 1.0 Implementation

Assembly 41 3 Updated Sep 27, 2024