Skip to content

Commit

Permalink
PR target/13713
Browse files Browse the repository at this point in the history
	PR target/13324
	* pa.md (movstrsi_prereload, movstrsi_postreload, movstrdi_prereload,
	movstrdi_postreload, clrstrsi_prereload, clrstrsi_postreload,
	clrstrdi_prereload, clrstrdi_postreload): Fix constraints.


git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@76365 138bc75d-0d04-0410-961f-82ee72b054a4
  • Loading branch information
danglin committed Jan 22, 2004
1 parent 3782674 commit b7f4134
Show file tree
Hide file tree
Showing 2 changed files with 22 additions and 14 deletions.
8 changes: 8 additions & 0 deletions gcc/ChangeLog
Original file line number Diff line number Diff line change
@@ -1,3 +1,11 @@
2004-01-22 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>

PR target/13713
PR target/13324
* pa.md (movstrsi_prereload, movstrsi_postreload, movstrdi_prereload,
movstrdi_postreload, clrstrsi_prereload, clrstrsi_postreload,
clrstrdi_prereload, clrstrdi_postreload): Fix constraints.

2004-01-22 Daniel Jacobowitz <drow@mvista.com>

* config/arm/arm.c: Include "debug.h".
Expand Down
28 changes: 14 additions & 14 deletions gcc/config/pa/pa.md
Original file line number Diff line number Diff line change
Expand Up @@ -3194,7 +3194,7 @@
(define_insn "movstrsi_prereload"
[(set (mem:BLK (match_operand:SI 0 "register_operand" "r,r"))
(mem:BLK (match_operand:SI 1 "register_operand" "r,r")))
(clobber (match_operand:SI 2 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:SI 2 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:SI 3 "register_operand" "=&r,&r")) ;item tmp1
(clobber (match_operand:SI 6 "register_operand" "=&r,&r")) ;item tmp2
(clobber (match_operand:SI 7 "register_operand" "=&r,&r")) ;item tmp3
Expand Down Expand Up @@ -3263,9 +3263,9 @@
}")

(define_insn "movstrsi_postreload"
[(set (mem:BLK (match_operand:SI 0 "register_operand" "r,r"))
(mem:BLK (match_operand:SI 1 "register_operand" "r,r")))
(clobber (match_operand:SI 2 "register_operand" "=r,r")) ;loop cnt/tmp
[(set (mem:BLK (match_operand:SI 0 "register_operand" "+r,r"))
(mem:BLK (match_operand:SI 1 "register_operand" "+r,r")))
(clobber (match_operand:SI 2 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:SI 3 "register_operand" "=&r,&r")) ;item tmp1
(clobber (match_operand:SI 6 "register_operand" "=&r,&r")) ;item tmp2
(clobber (match_dup 0))
Expand Down Expand Up @@ -3360,7 +3360,7 @@
(define_insn "movstrdi_prereload"
[(set (mem:BLK (match_operand:DI 0 "register_operand" "r,r"))
(mem:BLK (match_operand:DI 1 "register_operand" "r,r")))
(clobber (match_operand:DI 2 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:DI 2 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:DI 3 "register_operand" "=&r,&r")) ;item tmp1
(clobber (match_operand:DI 6 "register_operand" "=&r,&r")) ;item tmp2
(clobber (match_operand:DI 7 "register_operand" "=&r,&r")) ;item tmp3
Expand Down Expand Up @@ -3429,9 +3429,9 @@
}")

(define_insn "movstrdi_postreload"
[(set (mem:BLK (match_operand:DI 0 "register_operand" "r,r"))
(mem:BLK (match_operand:DI 1 "register_operand" "r,r")))
(clobber (match_operand:DI 2 "register_operand" "=r,r")) ;loop cnt/tmp
[(set (mem:BLK (match_operand:DI 0 "register_operand" "+r,r"))
(mem:BLK (match_operand:DI 1 "register_operand" "+r,r")))
(clobber (match_operand:DI 2 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:DI 3 "register_operand" "=&r,&r")) ;item tmp1
(clobber (match_operand:DI 6 "register_operand" "=&r,&r")) ;item tmp2
(clobber (match_dup 0))
Expand Down Expand Up @@ -3482,7 +3482,7 @@
(define_insn "clrstrsi_prereload"
[(set (mem:BLK (match_operand:SI 0 "register_operand" "r,r"))
(const_int 0))
(clobber (match_operand:SI 1 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:SI 1 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:SI 4 "register_operand" "=&r,&r")) ;tmp1
(use (match_operand:SI 2 "arith_operand" "J,1")) ;byte count
(use (match_operand:SI 3 "const_int_operand" "n,n"))] ;alignment
Expand Down Expand Up @@ -3530,9 +3530,9 @@
}")

(define_insn "clrstrsi_postreload"
[(set (mem:BLK (match_operand:SI 0 "register_operand" "r,r"))
[(set (mem:BLK (match_operand:SI 0 "register_operand" "+r,r"))
(const_int 0))
(clobber (match_operand:SI 1 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:SI 1 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_dup 0))
(use (match_operand:SI 2 "arith_operand" "J,1")) ;byte count
(use (match_operand:SI 3 "const_int_operand" "n,n")) ;alignment
Expand Down Expand Up @@ -3580,7 +3580,7 @@
(define_insn "clrstrdi_prereload"
[(set (mem:BLK (match_operand:DI 0 "register_operand" "r,r"))
(const_int 0))
(clobber (match_operand:DI 1 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:DI 1 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_operand:DI 4 "register_operand" "=&r,&r")) ;item tmp1
(use (match_operand:DI 2 "arith_operand" "J,1")) ;byte count
(use (match_operand:DI 3 "const_int_operand" "n,n"))] ;alignment
Expand Down Expand Up @@ -3628,9 +3628,9 @@
}")

(define_insn "clrstrdi_postreload"
[(set (mem:BLK (match_operand:DI 0 "register_operand" "r,r"))
[(set (mem:BLK (match_operand:DI 0 "register_operand" "+r,r"))
(const_int 0))
(clobber (match_operand:DI 1 "register_operand" "=r,r")) ;loop cnt/tmp
(clobber (match_operand:DI 1 "register_operand" "=&r,&r")) ;loop cnt/tmp
(clobber (match_dup 0))
(use (match_operand:DI 2 "arith_operand" "J,1")) ;byte count
(use (match_operand:DI 3 "const_int_operand" "n,n")) ;alignment
Expand Down

0 comments on commit b7f4134

Please sign in to comment.