[dv] Add chip_sw_otp_ctrl_dai_lock to dvsim.

Signed-off-by: Miguel Osorio <miguelosorio@google.com>
vsukhoml · Jun 1, 2024 · 39947af · 39947af
1 parent 99d3828
commit 39947af
Show file tree

Hide file tree

Showing 2 changed files with 26 additions and 0 deletions.
diff --git a/hw/top_earlgrey/data/ip/chip_otp_ctrl_testplan.hjson b/hw/top_earlgrey/data/ip/chip_otp_ctrl_testplan.hjson
@@ -249,6 +249,23 @@
       si_stage: NA
       tests: []
     }
+    {
+      name: chip_sw_otp_ctrl_dai_lock
+      desc: '''Verify DAI lock functionality.
+
+            - Try write/read through DAI accessible partitions.
+            - Disable DAI by clearing the DIRECT_ACCESS_REGWEN register.
+            - OTP data must not be accessible to software through DAI when it is disabled.
+      '''
+      features: [
+        "OTP_CTRL.PARTITIONS_FEATURE.READ_LOCK",
+        "OTP_CTRL.PARTITIONS_FEATURE.WRITE_LOCK",
+        "OTP_CTRL.ERROR_HANDLING.RECOVERABLE"
+      ]
+      stage: V2
+      si_stage: NA
+      tests: ["chip_sw_otp_ctrl_dai_lock"]
+    }
     {
       name: otp_ctrl_check_timeout
       desc: '''Verify check_tiemout feature.

diff --git a/hw/top_earlgrey/dv/chip_sim_cfg.hjson b/hw/top_earlgrey/dv/chip_sim_cfg.hjson
@@ -850,6 +850,15 @@
       run_opts: ["+bypass_alert_ready_to_end_check=1"]
       reseed: 1
     }
+    {
+      name: chip_sw_otp_ctrl_dai_lock
+      uvm_test_seq: chip_sw_base_vseq
+      sw_images: ["//sw/device/tests:otp_ctrl_mem_access_test:1:new_rules"]
+      en_run_modes: ["sw_test_mode_test_rom"]
+      run_opts: ["+sw_test_timeout_ns=30_000_000"]
+      run_timeout_mins: 120
+      reseed: 1
+    }
     {
       name: chip_sw_otp_ctrl_ecc_error_vendor_test
       uvm_test_seq: chip_sw_otp_ctrl_vendor_test_ecc_error_vseq