Control a FPGA via a Raspberry Pi and a Webserver.
-
Updated
May 19, 2026 - JavaScript
Control a FPGA via a Raspberry Pi and a Webserver.
SPI master have been implemented using Verilog in Xilinx Vivado
12-state Moore FSM four-way traffic light controller in Verilog HDL with protected left turns, all-red safety interlocks, and 100MHz-to-1Hz clock divider. Deployed on Basys 3 (Artix-7).
Add a description, image, and links to the xilinx-vivado topic page so that developers can more easily learn about it.
To associate your repository with the xilinx-vivado topic, visit your repo's landing page and select "manage topics."