This is a SpyDrNet Plugin for a physical design related transformations
-
Updated
Jun 13, 2025 - Python
This is a SpyDrNet Plugin for a physical design related transformations
A simple tool to demonstrate the physical design steps of VLSI Design Flow.
Entries for the 2023 5th National College Student Integrated Circuit EDA Elite Challenge. SoC chip physical layout static IR drop prediction project based on methods such as image processing and NLP unsupervised learning.
Micro-Framework for FPGA / VLSI Design Flow in Python
VLSI Conference Dates
Employs a Mixed Integer Linear Programming technique to optimize the floorplan of a VLSI chip using Python
Add a description, image, and links to the vlsi-physical-design topic page so that developers can more easily learn about it.
To associate your repository with the vlsi-physical-design topic, visit your repo's landing page and select "manage topics."