SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
-
Updated
Dec 18, 2024 - SystemVerilog
SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
SystemVerilog CORDIC block that converts from an input phase (sawtooth wave) to a sine wave
Add a description, image, and links to the sine-wave topic page so that developers can more easily learn about it.
To associate your repository with the sine-wave topic, visit your repo's landing page and select "manage topics."