VHDL/FPGA differential filter with fixed-point normalization and saturation, implemented as a memory-mapped FSMF - final project for Reti Logice @ Politecnico di Milano
fpga digital-logic vhd digital-filter politecnico-di-milano hardware-design fsmd digital-desig differential-filter signal-processin xilinx-vivad university-projec
-
Updated
Aug 16, 2026 - VHDL