Functional verification of a 4-bit DUT using SystemVerilog and ModelSim, featuring randomized stimulus, self-checking testbench, and coverage analysis.
testing coverage monitor interface driver scoreboard packet selfcheck systemverilog functionalverification designverification
-
Updated
Oct 12, 2025 - SystemVerilog