RISC based 8-bits five stage pipelined processor, operating at 585 MHz clock frequency with 19 I/O pins and 28 instructions having 5 Addressing formats. Tested on Xilinx Artix-7 FPGA.
-
Updated
Sep 3, 2020 - Verilog
#
register-bank
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the register-bank topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the register-bank topic, visit your repo's landing page and select "manage topics."