You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository serves as both a theoretical and practical guide to performing summations in FPGAs, specifically using the RedPitaya 125-14 and Vivado. The goal is to aid in the understanding and implementation of projects that involve this type of problem.