#

out-of-order

Here are 2 public repositories matching this topic...

gitmehrdad / Superscalar-MIPS

This Verilog implementation represents a 32-bit MIPS processor featuring out-of-order execution.

processor-architecture pipeline mips out-of-order superscalar mips32

Updated Jan 16, 2024
Verilog

noionion / KaiSui

try to design a Single_Emission_Out-of-Order_Pipeline_RISC-V_Processor

cpu out-of-order risc-v rv64im

Updated May 20, 2024
Verilog

Improve this page

Add a description, image, and links to the out-of-order topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the out-of-order topic, visit your repo's landing page and select "manage topics."