nextpnr
Here are 10 public repositories matching this topic...
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our own.
- 
            Updated
            
Feb 23, 2025  - Verilog
 
A blinky project for the ULX3S v3.0.3 FPGA board
- 
            Updated
            
Feb 16, 2019  - Verilog
 
Peripheral library 📚 for open source FPGAs based on iCE40. (Configured for ICESugar-Nano)
- 
            Updated
            
Apr 25, 2024  - Verilog
 
Virtual I/O for FPGAs
- 
            Updated
            
Feb 22, 2025  - Verilog
 
Z80 + USB + TinyFPGA-BX in Verilog using open-source Yosys+NextPNR
- 
            Updated
            
Sep 8, 2020  - Verilog
 
Basic counter example in verilog for Tang Nano 20k using Yosys, Nextpnr and openFPGALoader.
- 
            Updated
            
Jun 28, 2024  - Verilog
 
A nextpnr arch definition for the TuringTumble board game.
- 
            Updated
            
Nov 5, 2022  - Verilog
 
Improve this page
Add a description, image, and links to the nextpnr topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the nextpnr topic, visit your repo's landing page and select "manage topics."