65 nm SHA-256 ASIC synthesis study: clock gating, Multi-VT optimization, timing, area, and power analysis
-
Updated
Sep 30, 2026 - Verilog
65 nm SHA-256 ASIC synthesis study: clock gating, Multi-VT optimization, timing, area, and power analysis
To associate your repository with the multi-vt topic, visit your repo's landing page and select "manage topics."