FSM: Sequence Detector using Verilog HDL
-
Updated
Jul 12, 2024 - Verilog
FSM: Sequence Detector using Verilog HDL
Computer architecture course team project
Comparative study of Mealy vs Moore FSM architectures in Verilog - Multi-item vending machine controller with timing analysis, and power metrics (79-81.5MHz on Artix-7)
Simulation of logic circuits using Verilog, Proteus and other tools.
Add a description, image, and links to the mealy-machine topic page so that developers can more easily learn about it.
To associate your repository with the mealy-machine topic, visit your repo's landing page and select "manage topics."