This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
-
Updated
Jun 11, 2025 - TL-Verilog
#
makerchip
Here are 3 public repositories matching this topic...
An intelligent, Verilog-based AI fleet controller for the Makerchip ASIC Design Showdown 2025. stellar-strike-ai combines predictive targeting, adaptive defense, and boundary-safe maneuvering to dominate in real-time space combat. Designed using TL-Verilog and fully compatible with the Makerchip simulation environment.
-
Updated
Sep 1, 2025 - TL-Verilog
This Repository Contains my TL-Verilog code Developed During Completion of Course Titled "Building a RISC-V CPU Core" offered by the Linux Foundation through edX
-
Updated
Aug 14, 2024 - TL-Verilog
Improve this page
Add a description, image, and links to the makerchip topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the makerchip topic, visit your repo's landing page and select "manage topics."