Verilog for ASIC Design
-
Updated
Sep 13, 2021 - Verilog
#
gates
Here are 8 public repositories matching this topic...
Verilog Codes for various digital circuits for labs at IIT Ropar, basic gates, adders & subtractors (half & full), ripple adders, multipliers and code converters.
-
Updated
May 11, 2017 - Verilog
"Repository containing a collection of Verilog code modules and test bench for digital design projects. "
counter encoder decoder verilog alu multiplexer comparator testbench verilog-hdl gates 7segment shiftregister verilog-programs verilog-simulator verilog-project testbench-generator-verilog
-
Updated
Apr 1, 2024 - Verilog
Compiled set of verilog codes for beginners. Can help you with getting started with basics of verilog.
register asynchronous encoder decoder verilog synchronous mux comparator adder testbench shift gates demux flipflop verilog-vhdl
-
Updated
Mar 31, 2025 - Verilog
Welcome to my #100DaysOfRTL challenge! This repository is a daily log of my journey to master Register Transfer Level (RTL) coding, digital logic design and hardware simulation using Verilog. Includes gates, sequential & combinational circuits and waveform analysis.
-
Updated
Nov 2, 2025 - Verilog
Improve this page
Add a description, image, and links to the gates topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gates topic, visit your repo's landing page and select "manage topics."