Design of a 16x16 Array Multiplier in Verilog
A structural design of a 16x16 array multiplier, starting with a 2x2, then a 4x4, then an 8x8.
-
Notifications
You must be signed in to change notification settings - Fork 2
tnat93/16x16-Array-Multiplier
About
Design of a 16x16 Array Multiplier in Verilog
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published