Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add a new debug target for the atlys board (see #481) #492

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Add a new debug target for the atlys board (see #481) #492

Changes from 1 commit
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
983baf2
Add a new debug target for the atlys board (see timvideos/litex-build…
cklarhorst Jul 20, 2020
f07b421
Update the debug target
cklarhorst Jul 22, 2020
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Update the debug target 
  - More detailed connection overview
  - Tested/fixed all tool parameters
  • Loading branch information
@cklarhorst
cklarhorst committed Jul 22, 2020
commit f07b421331143141e045057abccd5016f33ab318
38 changes: 27 additions & 11 deletions targets/atlys/debug.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4,32 +4,48 @@

# Connection Overview:
#
# |---> LiteScope
# HOST <--> UARTWishboneBridge <---|---> Crossover UART
# |---> CPU Debug Interface
#
# Note: The CPU Debug Interface is only available
# if your CPU_VARIANT includes "debug"
# FPGA:
# |--> LiteScope
# --SERIAL--> UARTWishboneBridge <--WISHBONE-BUS--+--> Crossover UART
# | |--> CPU Debug Interface
# |
# | Host:
# | |-> LiteScope
# | |---> litex_server <--TCP-(ETHERBONE)--+-> litex_crossover_uart -> terminal
# | | |-> wishbone-tool
# | | |-> any custom python client that writes/reads any address
# ^-----or
# | |-> terminal
# |--> wishbone-tool <-------------------+-> gdb
# |-> client that writes/reads any address
#
# See also TBD
#
# Note: The CPU Debug Interface is only available
# if your CPU_VARIANT includes "debug".
#
# Note: You can run multiple litex_server clients or
# wishbone-tool clients at the same time.
#
# There are currently two ways to connect to your UARTWishboneBridge:
# 1. Litex Server:
# Usage: litex_server --uart --uart-port /dev/ttyXXX
# - Features:
# - LiteScope: (todo)
# - LiteScope: (TBD)
# - Crossover UART:
# - cd into build/[target]/test/
# - start litex_crossover_uart
# - connect to /dev/pts/XXX (e.g minicom -D /dev/pts/XXX)
# - CPU Debug Interface: (not supported)
# - Wishbone-tool: wishbone-tool --ethernet-host 127.0.0.1 --ethernet-tcp
# 2. Wishbone Tool (https://github.com/litex-hub/wishbone-utils)
# - Features:
# - LiteScope: (not supported)
# - Crossover UART:
# wishbone-tool -s terminal --csr-csv build/[target]/test/csr.csv
# wishbone-tool --serial /dev/ttyXXX -s terminal --csr-csv build/[target]/test/csr.csv
# - CPU Debug Interface:
# - wishbone-tool -s gdb --csr-csv build/[target]/test/csr.csv
# - start gdb
# - issue: target remote :1234
# - wishbone-tool --serial /dev/ttyXXX -s gdb --csr-csv build/[target]/test/csr.csv
# - start gdb: gdb -ex 'target remote :3333'

class DebugSoC(BaseSoC):

Expand Down