-
12:57
(UTC -12:00)
Pinned Loading
-
-
dpll
dpll PublicForked from ZipCPU/dpll
A collection of phase locked loop (PLL) related projects
Verilog
-
dspfilters
dspfilters PublicForked from ZipCPU/dspfilters
A collection of demonstration digital filters
Verilog
-
Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB
Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB PublicForked from arun1993/Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB
In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY layer, which involves packet construction at the transmitter…
MATLAB
-
interpolation
interpolation PublicForked from ZipCPU/interpolation
Digital Interpolation Techniques Applied to Digital Signal Processing
Verilog
If the problem persists, check the GitHub status page or contact support.