Skip to content
View theXiuLi's full-sized avatar
🥎
I may be slow to respond.
🥎
I may be slow to respond.
  • 12:57 (UTC -12:00)

Block or report theXiuLi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cordic cordic Public

    Forked from ZipCPU/cordic

    A series of CORDIC related projects

    C++

  2. dpll dpll Public

    Forked from ZipCPU/dpll

    A collection of phase locked loop (PLL) related projects

    Verilog

  3. dspfilters dspfilters Public

    Forked from ZipCPU/dspfilters

    A collection of demonstration digital filters

    Verilog

  4. Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB Public

    Forked from arun1993/Implementing-802.11-Transmitter-and-Receiver-blocks-in-MATLAB

    In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY layer, which involves packet construction at the transmitter…

    MATLAB

  5. interpolation interpolation Public

    Forked from ZipCPU/interpolation

    Digital Interpolation Techniques Applied to Digital Signal Processing

    Verilog