Lab projects of Computer Organization courses
#Implenting a basic processor design in VHDL using Xilinx ISE
#Multicicle Datapath aka Processor
#Extended Multicicle Datapath {Extended CHania Risc Instruction Set} aka ECHARIS
#Pipeline(5stages) Datapath