Skip to content
View sofiavalos's full-sized avatar

Highlights

  • Pro

Block or report sofiavalos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Verilog_Ethernet_10g_PCS Verilog_Ethernet_10g_PCS Public

    Bloques y bancos de pruebas PCS para Ethernet 10G.

    Verilog 1

  2. ethernet_10g_documentation_web ethernet_10g_documentation_web Public

    Documentación de bloques MAC y PCS para Ethernet-10GBASE

    SCSS

  3. ElectronicaDigital3 ElectronicaDigital3 Public

    C

  4. Verilog_Ethernet_10g_MAC Verilog_Ethernet_10g_MAC Public

    Bloques y bancos de pruebas MAC para Ethernet 10G.

    Verilog

  5. LFSR LFSR Public

    Bloques y bancos de pruebas para un LFSR de 8 bits.

    Verilog

  6. Signal-Generators-and-Checkers-for-Ethernet Signal-Generators-and-Checkers-for-Ethernet Public

    SystemVerilog