Open
Description
Idealy all component ports have to be mapped to one or more bus interfaces.
bus interface validation has to check and warn about unmapped ports.
{{ message }}
No type
No projects
No milestone
None yet
No branches or pull requests