Skip to content
View siddharthjthapa's full-sized avatar

Block or report siddharthjthapa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. gemma3-fpga gemma3-fpga Public

    Gemma 3 transformer forward pass in SystemVerilog RTL, synthesized and running on a Zynq-7010 FPGA.

    SystemVerilog 10 1

  2. UART UART Public

    UART design in SV and verification using UVM and SV

    SystemVerilog 58 19

  3. SystemVerilog SystemVerilog Public

    SV testbench for simple designs

    SystemVerilog 10 2

  4. 8-bit-RISC-CPU 8-bit-RISC-CPU Public

    A simple 8-bit RISC processor in verilog

    Verilog 3 4