Skip to content

Commit

Permalink
Some more updates
Browse files Browse the repository at this point in the history
  • Loading branch information
ruwayd99 committed Dec 24, 2023
1 parent 6ccb9d9 commit 0252299
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
# Formal Verification for 4 bit counter with overflow

This repository contains system verilog files for a counter, for the assertions to verify the module and a top module that combines everything. I will explain every file one by one
This repository contains system verilog files for a counter, for the assertions to verify the module and a testbench module that combines everything. I will explain every file one by one.

# 4-Bit Counter with Overflow (counter.sv)

Expand Down

0 comments on commit 0252299

Please sign in to comment.