Skip to content

Commit

Permalink
Don't ignore doc test.
Browse files Browse the repository at this point in the history
  • Loading branch information
reitermarkus committed Feb 19, 2024
1 parent 7bb2f71 commit 26f8289
Show file tree
Hide file tree
Showing 2 changed files with 9 additions and 3 deletions.
6 changes: 6 additions & 0 deletions Cargo.toml
Original file line number Diff line number Diff line change
Expand Up @@ -54,6 +54,12 @@ stable_deref_trait = { version = "1", default-features = false }
ufmt = "0.2"
static_assertions = "1.1.0"

[target.'cfg(all(target_arch = "arm", target_os = "none"))'.dev-dependencies]
cortex-m = "0.7"
cortex-m-rt = "0.7"
cortex-m-semihosting = "0.5"
panic-semihosting = "0.6"

[package.metadata.docs.rs]
features = ["ufmt", "serde", "defmt-03", "mpmc_large", "portable-atomic-critical-section"]
# for the pool module
Expand Down
6 changes: 3 additions & 3 deletions src/mpmc.rs
Original file line number Diff line number Diff line change
Expand Up @@ -7,8 +7,8 @@
//!
//! This queue can be constructed in "const context". Placing it in a `static` variable lets *all*
//! contexts (interrupts/threads/`main`) safely enqueue and dequeue items from it.
//!
//! ``` ignore
#![cfg_attr(all(target_arch = "arm", target_os = "none"), doc = "```no_run\n")]
#![cfg_attr(not(all(target_arch = "arm", target_os = "none")), doc = "```ignore\n")]
//! #![no_main]
//! #![no_std]
//!
Expand Down Expand Up @@ -50,7 +50,7 @@
//! *COUNT += 1;
//! }
//! ```
//!
//!
//! # Benchmark
//!
//! Measured on a ARM Cortex-M3 core running at 8 MHz and with zero Flash wait cycles
Expand Down

0 comments on commit 26f8289

Please sign in to comment.