Skip to content
View ruicorreaparente's full-sized avatar
  • UFRGS
  • PORTO ALEGRE RIO GRANDE DO SUL
  • 09:40 (UTC -12:00)

Block or report ruicorreaparente

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. rtl-synthesis-portfolio- rtl-synthesis-portfolio- Public

    RTL synthesis and front-end VLSI portfolio demonstrating timing-driven digital design, SDC constraints, and STA workflows for ASIC/SoC.

    Tcl

  2. gemio-digital-chip gemio-digital-chip Public

    Plataforma de co-simulação HW/SW com SystemC e QEMU para validação pré-silicon

    C++