Skip to content

Pull requests: riscv/riscv-opcodes

New pull request New
Clear current search query, filters, and sorts
25 Open 241 Closed
25 Open 241 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Modernize to Python 3
#22 by pavelkryukov was merged Nov 19, 2018 Loading…
3
Support generating Go code
#3 by bbarenblat was merged Mar 31, 2017 Loading…
2
Narrow the fence and fence.i masks to match the ISA specification.
#4 by michaeljclark was closed Mar 19, 2016 Loading…
5
Add dret instruction and debug CSRs.
#5 by timsifive was merged Jun 1, 2016 Loading…
8
Verilog RTL decoder generator.
#9 by ben-marshall was closed Feb 10, 2018 Loading…
1
Make hardware triggers match latest spec.
#10 by timsifive was closed Aug 25, 2016 Loading…
7
Add mcontrol type constants.
#11 by timsifive was merged Aug 27, 2016 Loading…
Add Q extension
#12 by kito-cheng was merged Dec 21, 2016 Loading…
1
priv-1.10 merge
#13 by palmer-dabbelt was merged May 17, 2017 Loading…
@palmer-dabbelt
Generate encoding.h for OpenOCD as well.
#16 by timsifive was merged Nov 27, 2017 Loading…
Use old C style comments.
#18 by timsifive was merged Dec 27, 2017 Loading…
1
Make the hashbang portable
#20 by trasz was merged Jul 17, 2018 Loading…
Enable the four custom instructions
#1 by arunthomas was merged Oct 24, 2014 Loading…
2
Add header following Go convention for generated code
#21 by tklauser was merged Sep 20, 2018 Loading…
2
Read opcodes from files
#23 by pavelkryukov was merged Feb 28, 2019 Loading…
3
Add SV Generation Capabilities
#24 by zarubaf was merged Feb 11, 2019 Loading…
1
Updated path to FESVR_H in Makefile
#25 by tovine was merged Apr 23, 2019 Loading…
1
Add RV128 opcodes
#26 by beanefit was merged Apr 24, 2019 Loading…
1
Rvv spec 0.7
#28 by chihminchao was merged May 17, 2019 Loading…
2
v-spec 0.7.1-0607
#29 by chihminchao was merged Jun 19, 2019 Loading…
1
(Partially) fix #30
#31 by tommythorn was merged Aug 4, 2019 Loading…
7
rvv: opcode: fix encoding oversight
#33 by lihanglin was closed Aug 26, 2019 Loading…
1
Update Go instruction encoding generation
#34 by 4a6f656c was merged Jan 22, 2021 Loading…
2
Rvv 0.8 draft 20191118
#36 by chihminchao was merged Nov 28, 2019 Loading…
1
Add encodings for Zvqdotq instrutions
#337 by aswaterman was merged Feb 15, 2025 Loading…
ProTip! Filter pull requests by the default branch with base:master.