Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

AR: Clarify unimplemented Sdtrig. #879

Merged
merged 1 commit into from
Sep 28, 2023
Merged

AR: Clarify unimplemented Sdtrig. #879

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions Sdext.tex
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12,6 +12,9 @@ \chapter{Sdext (ISA Extension)}
implement everything described in this section that is not explicitly listed as
optional.

If Sdext is implemented and Sdtrig is not implemented, then accessing any of the
Sdtrig CSRs must raise an illegal instruction exception.

\section{Debug Mode} \label{debugmode}

Debug Mode is a special processor mode used only when a hart is halted for
Expand Down