---
format:
    pdf:
      documentclass: scrartcl
      papersize: a4
      geometry:
        #- showframe
        - left=20.0mm
        - textwidth=105.0mm
        - marginparsep=7.7mm
        - marginparwidth=57.3mm
        - top=20mm
        - bottom=20mm
        - footskip=10mm
      
      code-annotations: true
      code-line-numbers: false
      code-block-bg: "#FFFFE8"
      code-block-border-left: "#DDDDC8"

reference-location: margin
citation-location: document
tbl-cap-location: margin
cap-location: margin
lst-cap-location: margin

---

<!-- uses margin, as declared in YAML -->
::: { #lst-adcread-a }

``` {.rs}
fn read_12bit_adc() -> u16 {
    let v: u16 = adc1.read_dr(); // data register
    assert!(v <= 4095);
    return v;
}
```

When reading the the value from the Analog to Digital Converter (ADC)
hardware, the value which is given back cannot be known at compile time.

:::


---


::: { #lst-adcread-b cap-location=bottom}

``` {.rs}
fn read_12bit_adc() -> u16 {
    let v: u16 = adc1.read_dr(); // data register
    assert!(v <= 4095);
    return v;
}
```

When reading the the value from the Analog to Digital Converter (ADC)
hardware, the value which is given back cannot be known at compile time.

:::

---

::: { #lst-adcread-c cap-location=top}

``` {.rs}
fn read_12bit_adc() -> u16 {
    let v: u16 = adc1.read_dr(); // data register
    assert!(v <= 4095);
    return v;
}
```

When reading the the value from the Analog to Digital Converter (ADC)
hardware, the value which is given back cannot be known at compile time.

:::