Skip to content

Qualcomm AI Engine Direct - supprot SA8255 #15689

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
+6 −0
Open

Qualcomm AI Engine Direct - supprot SA8255 #15689

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions backends/qualcomm/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,7 @@ Please check `generate_qnn_executorch_compiler_spec()` in
- Snapdragon 8 Gen 3
- Snapdragon 8 Elite
- SA8295
- SA8255
- SSG2115P
- SSG2125P
- SXR1230P
Expand Down
1 change: 1 addition & 0 deletions backends/qualcomm/serialization/qc_compiler_spec.fbs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -37,6 +37,7 @@ enum QcomChipset: int {
SM8450 = 36,
SM8475 = 42,
SM8550 = 43,
SA8255 = 52,
Copy link
Contributor

@cccclai cccclai Nov 8, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I feel like we need to append at the end to avoid BC breacking. Thoughts from QCOM team?

SM8650 = 57,
SM8750 = 69,
SSG2115P = 46,
Expand Down
2 changes: 2 additions & 0 deletions backends/qualcomm/serialization/qc_schema.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -43,6 +43,7 @@ class QcomChipset(IntEnum):
SM8450 = 36 # v69
SM8475 = 42 # v69
SM8550 = 43 # v73
SA8255 = 52 # v73
SM8650 = 57 # v75
SM8750 = 69 # v79
SSG2115P = 46 # v73
Expand All @@ -65,6 +66,7 @@ class SocInfo:
QcomChipset.SM8450: SocInfo(QcomChipset.SM8450, HtpInfo(HtpArch.V69, 8)),
QcomChipset.SM8475: SocInfo(QcomChipset.SM8475, HtpInfo(HtpArch.V69, 8)),
QcomChipset.SM8550: SocInfo(QcomChipset.SM8550, HtpInfo(HtpArch.V73, 8)),
QcomChipset.SA8255: SocInfo(QcomChipset.SA8255, HtpInfo(HtpArch.V73, 8)),
QcomChipset.SM8650: SocInfo(QcomChipset.SM8650, HtpInfo(HtpArch.V75, 8)),
QcomChipset.SM8750: SocInfo(QcomChipset.SM8750, HtpInfo(HtpArch.V79, 8)),
QcomChipset.SSG2115P: SocInfo(QcomChipset.SSG2115P, HtpInfo(HtpArch.V73, 2)),
Expand Down
2 changes: 2 additions & 0 deletions backends/qualcomm/utils/utils.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1092,6 +1092,7 @@ def get_soc_to_arch_map():
"SM8450": HtpArch.V69,
"SM8475": HtpArch.V69,
"SM8550": HtpArch.V73,
"SA8255": HtpArch.V73,
"SM8650": HtpArch.V75,
"SM8750": HtpArch.V79,
"SSG2115P": HtpArch.V73,
Expand All @@ -1110,6 +1111,7 @@ def get_soc_to_chipset_map():
"SM8450": QcomChipset.SM8450,
"SM8475": QcomChipset.SM8475,
"SM8550": QcomChipset.SM8550,
"SA8255": QcomChipset.SA8255,
"SM8650": QcomChipset.SM8650,
"SM8750": QcomChipset.SM8750,
"SSG2115P": QcomChipset.SSG2115P,
Expand Down
Loading