Skip to content
lint

unread: Assign to dummy net when synthesizing with vivado (#193) #96

Sign in to view logs

unread: Assign to dummy net when synthesizing with vivado (#193)

unread: Assign to dummy net when synthesizing with vivado (#193) #96

Triggered via push July 26, 2023 09:34
@niwisniwis
pushed 33570c5
master
Status Success
Total duration 1m 21s
Artifacts 1

lint.yml

on: push
Verilog Sources
1m 12s
Verilog Sources
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes