Skip to content

Fix axi_to_mem edge cases #376

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Jun 18, 2025
Merged

Conversation

mrogenmoserTT
Copy link
Contributor

  • Add backpressure logic to axi_to_mem_interleaved
  • Fix dropped axi_to_mem transactions with very asymmetric mem responses

farazimran18 and others added 2 commits June 2, 2025 13:33
Combines mem_to_banks fifo with stream_to_mem fifo and logic.

Co-authored-by: Kian Moniri <kmoniri@tenstorrent.com>
@micprog micprog requested a review from thommythomaso June 2, 2025 19:27
Copy link
Collaborator

@thommythomaso thommythomaso left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can you please remove commented unused code.

@micprog micprog merged commit 2a39725 into pulp-platform:master Jun 18, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants