Skip to content

Discrete simulation #4

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
CallumJHays wants to merge 12 commits into
base: master
Choose a base branch
from
Open

Discrete simulation #4

CallumJHays wants to merge 12 commits into from

Conversation

@CallumJHays
Copy link
Collaborator

@CallumJHays CallumJHays commented May 16, 2021 •
edited
Loading

This PR adds:

  1. discrete-time control blocks Discrete_LTI_SS and Discrete_LTI_SISO, with examples.
  2. Peripheral blocks ADC and PWM that mimic real life for simulation.

Potential Breaking changes:

  • Bug-fixes were implemented for the bdsim.run_interval() function to implement correct simulation.
  • The merge from master was rushed, with only functional correctness of the examples checked. Some features implemented in master may be missing in this PR (ie options, clargs, doc-comments). Merge PR with caution.

@CallumJHays CallumJHays marked this pull request as draft May 16, 2021 11:59
@CallumJHays CallumJHays marked this pull request as ready for review May 17, 2021 04:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@CallumJHays