We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dc07a9d commit 475baecCopy full SHA for 475baec
README.md
@@ -6,6 +6,5 @@ A project to implement dynamic pattern detector using verilog in different ways.
6
7
---
8
**Files**
9
-1. Implicit fsm with APB [design](!!!) and [testbench](!!!)
10
-2. Explicit fsm [design](dynamic_pattern_exp.v) and [testbench](tb_dynamic_pattern_exp.v)
11
-3. Implicit fsm [design](dynamic_pattern_imp.v) and [testbench](tb_dynamic_pattern_imp.v)
+1. Explicit fsm [design](dynamic_pattern_exp.v) and [testbench](tb_dynamic_pattern_exp.v)
+2. Implicit fsm [design](dynamic_pattern_imp.v) and [testbench](tb_dynamic_pattern_imp.v)
0 commit comments