Skip to content

@siliconcompiler siliconcompiler

Change the repository type filter

All

    Repositories list

    15 repositories

    • scgallery

      Public
      SiliconCompiler Design Gallery
      Verilog
      •
      Apache License 2.0
      •1•20•0•0•Updated Nov 5, 2024Nov 5, 2024

    • siliconcompiler

      Public
      Modular hardware build system
      Python
      •
      Apache License 2.0
      •86•862•18•6•Updated Nov 5, 2024Nov 5, 2024

    • lambdapdk

      Public
      Library of open source Process Design Kits (PDKs)
      SourcePawn
      •
      Apache License 2.0
      •4•28•0•0•Updated Nov 4, 2024Nov 4, 2024

    • lambdalib

      Public
      Hardware abstraction library
      Verilog
      •
      MIT License
      •1•23•0•0•Updated Nov 4, 2024Nov 4, 2024

    • sc-leflib

      Public
      Cython
      •
      Apache License 2.0
      •0•0•0•2•Updated Nov 4, 2024Nov 4, 2024

    • sc-surelog

      Public
      Python
      •
      Apache License 2.0
      •0•1•0•2•Updated Nov 4, 2024Nov 4, 2024

    • zerosoc

      Public
      Demo SoC for SiliconCompiler.
      SystemVerilog
      •8•52•5•0•Updated Oct 28, 2024Oct 28, 2024

    • OpenROAD-flow-scripts

      Public archive
      Verilog
      •
      Other
      •288•0•0•0•Updated Dec 11, 2023Dec 11, 2023

    • fossi-foundation.github.io

      Public archive
      FOSSi Foundation Website
      HTML
      •45•0•0•0•Updated Mar 2, 2023Mar 2, 2023

    • Surelog

      Public archive
      SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
      C++
      •
      Apache License 2.0
      •69•0•0•0•Updated Nov 7, 2022Nov 7, 2022

    • sc-education

      Public
      Educational material
      0•3•0•0•Updated Jul 14, 2022Jul 14, 2022

    • cva6

      Public archive
      The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
      C++
      •
      Other
      •687•1•0•0•Updated Jul 10, 2022Jul 10, 2022

    • common_cells

      Public archive
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •145•0•0•0•Updated Jun 30, 2022Jun 30, 2022

    • caravel_wrapper_heartbeat_example

      Public archive
      This repository is a clone of efabless' "caravel_user_project" template. It contains a netlist and GDS file produced by a SiliconCompiler build flow, in a format that allows the MPW pre-tapeout checks to be run on the design.
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated May 18, 2022May 18, 2022

    • sc-rfcs

      Public
      RFCs for changes to SiliconCompiler
      Apache License 2.0
      •0•7•0•0•Updated Oct 29, 2021Oct 29, 2021