Skip to content
This repository has been archived by the owner on Nov 21, 2022. It is now read-only.

Commit

Permalink
ARM: dts: ux500: Fix up the Janice NFC chip
Browse files Browse the repository at this point in the history
The NFC chip in Janice is a PNX544 not PNX547 and it is on
I2C address 0x2b. Fix it up. This is only mounted in Janice
models designated GT-I9070P.

Cc: Stefan Hansson <newbyte@disroot.org>
Link: https://lore.kernel.org/r/20220815193440.388695-1-linus.walleij@linaro.org
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
  • Loading branch information
linusw committed Oct 17, 2022
1 parent 7b7c66e commit 7341b2c
Showing 1 changed file with 9 additions and 5 deletions.
14 changes: 9 additions & 5 deletions arch/arm/boot/dts/ste-ux500-samsung-janice.dts
Original file line number Diff line number Diff line change
Expand Up @@ -365,9 +365,13 @@
#address-cells = <1>;
#size-cells = <0>;

nfc@30 {
compatible = "nxp,pn547", "nxp,nxp-nci-i2c";
reg = <0x30>;
/* This is only mounted on the GT-I9070P */
nfc@2b { /* 0x30? */
/* NXP NFC circuit PN544 C1 marked NXP 44501 */
compatible = "nxp,pn544-i2c";
/* IF0, IF1 high, gives I2C address 0x2B */
reg = <0x2b>;
clock-frequency = <400000>;
/* NFC IRQ on GPIO32 */
interrupt-parent = <&gpio1>;
interrupts = <0 IRQ_TYPE_EDGE_FALLING>;
Expand All @@ -376,7 +380,7 @@
/* GPIO88 */
enable-gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pn547_janice_default>;
pinctrl-0 = <&pn544_janice_default>;
};
};

Expand Down Expand Up @@ -951,7 +955,7 @@
};
};
nfc {
pn547_janice_default: pn547_janice {
pn544_janice_default: pn544_janice {
/* Interrupt line */
janice_cfg1 {
pins = "GPIO32_V2";
Expand Down

0 comments on commit 7341b2c

Please sign in to comment.