Skip to content

Commit

Permalink
remove extra messages
Browse files Browse the repository at this point in the history
  • Loading branch information
renau committed Jan 1, 2024
1 parent 73c9191 commit 1c65dcb
Show file tree
Hide file tree
Showing 3 changed files with 8 additions and 6 deletions.
6 changes: 5 additions & 1 deletion inou/cgen/cgen_verilog.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -232,7 +232,7 @@ void Cgen_verilog::process_memory(std::shared_ptr<File_output> fout, Node &node)
name = absl::StrCat(name, n_rd_ports, "rd_");
name = absl::StrCat(name, n_wr_ports, "wr");

//include
// include
fout->prepend(absl::StrCat("`include \"", name, ".v\" \n"));
fout->append(absl::StrCat(name));

Expand Down Expand Up @@ -677,6 +677,10 @@ void Cgen_verilog::process_simple_node(std::shared_ptr<File_output> fout, Node &
final_expr = "'hx";
}

if (node.has_color()) {
absl::StrAppend(&final_expr, " /* color:", std::to_string(node.get_color()), "*/");
}

auto var_it = pin2var.find(dpin.get_compact_class());
if (var_it == pin2var.end()) {
pin2expr.emplace(dpin.get_compact_class(), Expr(final_expr, true));
Expand Down
6 changes: 2 additions & 4 deletions inou/yosys/lgyosys_tolg.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -808,9 +808,7 @@ static void process_cell_drivers_intialization(RTLIL::Module *mod, Lgraph *g) {
continue;
}

#ifndef NDEBUG
fmt::print("module {} submodule {} has output pin_name {}\n", mod->name.c_str(), cell->type.c_str(), pin_name.c_str());
#endif
// fmt::print("module {} submodule {} has output pin_name {}\n", mod->name.c_str(), cell->type.c_str(), pin_name.c_str());
}

} else {
Expand Down Expand Up @@ -2575,7 +2573,7 @@ struct Yosys2lg_Pass : public Yosys::Pass {
if (lchunk.width == 0) {
continue;
}
fmt::print("Assignment to {}\n", lhs_wire->name.c_str());
// fmt::print("Assignment to {}\n", lhs_wire->name.c_str());
driven_signals.insert(lhs_wire->hash());
}
}
Expand Down
2 changes: 1 addition & 1 deletion pass/label/label_synth.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -190,7 +190,7 @@ void Label_synth::label(Lgraph *g) {
if (flat_node2id.find(nc) != flat_node2id.end()) {
n.set_color(flat_node2id[nc]);
} else {
n.set_color(NO_COLOR);
n.del_color();
}
}

Expand Down

0 comments on commit 1c65dcb

Please sign in to comment.