Skip to content

Navigation Menu

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

margatroid214 Follow

Overview Repositories 4 Projects 0 Packages 0 Stars 57

More

Overview
Repositories
Projects
Packages
Stars

margatroid214

Follow

margatroid214

Follow

3 followers · 4 following

Block or report margatroid214

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Add an optional note:

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Overview Repositories 4 Projects 0 Packages 0 Stars 57

More

Overview
Repositories
Projects
Packages
Stars

Type All

Select type

All Sources Forks Archived Can be sponsored Mirrors Templates

Language All

Select language

All Scala Verilog C

Sort Last updated

Select order

Last updated Name Stars

chiseltest Public
Forked from ucb-bar/chiseltest

The official testing library for Chisel circuits.

Scala Updated Sep 18, 2022
e203_hbirdv2 Public
Forked from riscv-mcu/e203_hbirdv2

The Ultra-Low Power RISC-V Core

Verilog Apache License 2.0 Updated Feb 24, 2022
sv_prj Public

SJTU 2021 SystemVerilog course project.

Verilog 2 1 Updated Feb 13, 2022
MachSuite Public
Forked from breagen/MachSuite

Benchmarks for Accelerator Design and Customized Architectures

C Other Updated Apr 1, 2020

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.