Skip to content
View manishgne's full-sized avatar
  • CDAC
  • BANGALORE

Block or report manishgne

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
manishgne/README.md

Hi there ๐Ÿ‘‹

  • ๐Ÿ”ญ Iโ€™m currently working on ... HDLSS
  • ๐ŸŒฑ Iโ€™m currently learning ... PGDIPLOMA VLSI
  • ๐Ÿ‘ฏ Iโ€™m looking to collaborate on ...
  • ๐Ÿค” Iโ€™m looking for help with ...
  • ๐Ÿ’ฌ Ask me about ...
  • ๐Ÿ“ซ How to reach me: ...
  • ๐Ÿ˜„ Pronouns: ...
  • โšก Fun fact: ...

Popular repositories Loading

  1. manishgne manishgne Public

  2. AHB AHB Public

    Verilog

  3. half_adder half_adder Public

    half_adder system verilog testbench

  4. 100DaysOfRTL 100DaysOfRTL Public

    Forked from raulbehl/100DaysOfRTL

    100 Days of RTL

    SystemVerilog

  5. interface interface Public

  6. 100-Days-of-RTL2 100-Days-of-RTL2 Public

    Forked from Ummidichandrika/100-Days-of-RTL

    Verilog