Fixed LibDevice compilation on compute_100 and later.#1360
Merged
m4rs-mt merged 1 commit intom4rs-mt:branch/v1.5.xfrom Jul 17, 2025
Merged
Fixed LibDevice compilation on compute_100 and later.#1360m4rs-mt merged 1 commit intom4rs-mt:branch/v1.5.xfrom
m4rs-mt merged 1 commit intom4rs-mt:branch/v1.5.xfrom
Conversation
m4rs-mt
approved these changes
Jul 16, 2025
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
A member of the community reported issues using LibDevice on a newer RTX 5090 device.
After some investigation, the NVVM compiler returned
NVVM_ERROR_COMPILATIONon the NVVM IR:This could be reproduced by setting the compiler argument
-arch=compute_100, or newer.https://developer.nvidia.com/cuda-gpus#:~:text=Table_title:%20CUDA%20GPU%20Compute%20Capability%20Table_content:%20header:,NVIDIA%20A100%20NVIDIA%20A30%20%7C%20GeForce/RTX:%20%7C
After investigating further, the solution is to place the target directives first.
I have also updated the
target datalayoutdirective with thei128registers, as per the NVVM IR specification:https://docs.nvidia.com/cuda/nvvm-ir-spec/index.html#data-layout