Skip to content

Issues: llvm/circt

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
68 Open 167 Closed
68 Open 167 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[circt-lec] Report failing points enhancement New feature or request Logical Equivalence
#7711 opened Oct 17, 2024 by uenoku
1
[Verif][Sim][Feature] Inline Simulation Tests enhancement New feature or request Simulator verif
#7479 opened Aug 8, 2024 by dobios
@fabianschuiki @maerhart
[FIRRTL] Investigate LowerClasses namespace lifetimes enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#7329 opened Jul 16, 2024 by mikeurbach
[OM] Rework Class and Object op to finish the move away from fields being symbols enhancement New feature or request OM Object Model
#7078 opened May 22, 2024 by mikeurbach
1
[FIRRTL][LowerXMR] Simplify now that input probes aren't supported enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#7031 opened May 13, 2024 by dtzSiFive
[FIRRTL] Dedup should properly handle DistinctAttr, including its use in paths. enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#6583 opened Jan 17, 2024 by mikeurbach
[FIRRTL] Dedupe should be able to dedupe classes enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#6498 opened Dec 7, 2023 by mikeurbach
[FIRRTL] Property flow checking should ensure we can't assign an output to an output enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#6405 opened Nov 10, 2023 by mikeurbach
1
[CI] Separate Python wheel upload jobs for MacOS and Linux. enhancement New feature or request Python Python bindings
#6387 opened Nov 7, 2023 by mikeurbach
[SV] Combine RegOp/LogicOp -> sv.var enhancement New feature or request Verilog/SystemVerilog Involving a Verilog dialect
#6318 opened Oct 19, 2023 by dtzSiFive
3
[FIRRTL] FirRegLowering mux-to-if conversion check could be more performant enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#6233 opened Oct 2, 2023 by mikeurbach
[FIRRTL][IMDCE] Extend weak annotation support to more than ports enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#6060 opened Sep 6, 2023 by dtzSiFive
@uenoku
2
Generic module/op externalization pass/interface enhancement New feature or request good first issue Good for newcomers
#5638 opened Jul 20, 2023 by mortbopet
5
[FIRRTL] ConstCast: cast aggregates instead of ground elements of aggregates? enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#5334 opened Jun 7, 2023 by dtzSiFive
1
[firtool] Offer suggestions for close-but-not-quite-right lowering options enhancement New feature or request
#5006 opened Apr 11, 2023 by dtzSiFive
[reduce] Handle RefType ports / operations. enhancement New feature or request Reducer Related to `circt-reduce`
#4923 opened Apr 3, 2023 by dtzSiFive
[reduce] Improve handling of NLA's, especially "new" format + sharing. enhancement New feature or request Reducer Related to `circt-reduce`
#4922 opened Apr 3, 2023 by dtzSiFive
1
[Lower SCF/Standard to Calyx] Add support for scf.if Calyx The Calyx dialect enhancement New feature or request
#4843 opened Mar 16, 2023 by xerpi
6
[FIRRTL, Seq, SV] Restore LHS subaccess in aggregate preservation mode enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#4617 opened Feb 3, 2023 by uenoku
[FIRRTL] Support read-under-write modifiers on CHIRRTL mem constructs enhancement New feature or request FIRRTL Involving the `firrtl` dialect
#4588 opened Jan 25, 2023 by seldridge
3
[ExportVerilog] Add Emission Option for Unique Case-insensitive Names in Module Scope enhancement New feature or request ExportVerilog
#4561 opened Jan 20, 2023 by seldridge
2
[Scheduling] Add Presburger Simplex scheduler enhancement New feature or request Scheduling
#4517 opened Jan 7, 2023 by Groverkss Loading…
15
[FIRRTL] Improve Error Message on Uninferred Reset of Uninstantiated Module enhancement New feature or request good first issue Good for newcomers
#4481 opened Dec 22, 2022 by seldridge
[CI][Releases] Rework Binary building flow, test LLVM/MLIR at least somewhere enhancement New feature or request
#4473 opened Dec 21, 2022 by dtzSiFive
[HW] Remove dead HierPathOp's enhancement New feature or request HW Involving the `hw` dialect
#4462 opened Dec 16, 2022 by dtzSiFive
ProTip! Exclude everything labeled bug with -label:bug.