Skip to content

Actions: llvm/circt

Build and Test

Actions

Loading...
Loading

Showing runs from all workflows named Build and Test
10,282 workflow run results
10,282 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[ImportVerilog]: Create variables for function arguments
Build and Test #27884: Pull request #7829 synchronize by Max-astro
November 18, 2024 06:18 13m 42s Max-astro:import-verilog-fix
November 18, 2024 06:18 13m 42s
[ImportVerilog]: Create variables for function arguments
Build and Test #27883: Pull request #7829 synchronize by Max-astro
November 18, 2024 06:16 Action required Max-astro:import-verilog-fix
November 18, 2024 06:16 Action required
[ImportVerilog]: Create variables for function arguments
Build and Test #27882: Pull request #7829 synchronize by Max-astro
November 18, 2024 05:51 Action required Max-astro:import-verilog-fix
November 18, 2024 05:51 Action required
[Calyx] Lower SCF parallel op to Calyx
Build and Test #27881: Pull request #7830 synchronize by jiahanxie353
November 17, 2024 18:09 13m 34s jiahanxie353:scf-to-calyx-par-pr
November 17, 2024 18:09 13m 34s
[Calyx] Lower SCF parallel op to Calyx
Build and Test #27880: Pull request #7830 synchronize by jiahanxie353
November 17, 2024 17:45 13m 18s jiahanxie353:scf-to-calyx-par-pr
November 17, 2024 17:45 13m 18s
Lower MemRef GetGlobal and write data to json files
Build and Test #27879: Pull request #7301 synchronize by jiahanxie353
November 17, 2024 02:41 14m 4s jiahanxie353:lower-global
November 17, 2024 02:41 14m 4s
Lower MemRef GetGlobal and write data to json files
Build and Test #27878: Pull request #7301 synchronize by jiahanxie353
November 17, 2024 02:17 13m 7s jiahanxie353:lower-global
November 17, 2024 02:17 13m 7s
Lower MemRef GetGlobal and write data to json files
Build and Test #27877: Pull request #7301 synchronize by jiahanxie353
November 17, 2024 02:14 13m 2s jiahanxie353:lower-global
November 17, 2024 02:14 13m 2s
Lower MemRef GetGlobal and write data to json files
Build and Test #27876: Pull request #7301 synchronize by jiahanxie353
November 17, 2024 01:51 17m 13s jiahanxie353:lower-global
November 17, 2024 01:51 17m 13s
[Calyx] Lower SCF parallel op to Calyx
Build and Test #27875: Pull request #7830 opened by jiahanxie353
November 16, 2024 15:48 14m 33s jiahanxie353:scf-to-calyx-par-pr
November 16, 2024 15:48 14m 33s
[ImportVerilog]: Create variables for function arguments
Build and Test #27874: Pull request #7829 opened by Max-astro
November 16, 2024 09:41 14m 10s Max-astro:import-verilog-fix
November 16, 2024 09:41 14m 10s
[FIRRTL] Update, fix parser versions (#7827)
Build and Test #27873: Commit a50f19e pushed by seldridge
November 16, 2024 01:34 14m 30s main
November 16, 2024 01:34 14m 30s
[FIRRTL] Update, fix parser versions (#7827)
Windows build and test #6825: Commit a50f19e pushed by seldridge
November 16, 2024 01:34 2h 16m 38s main
November 16, 2024 01:34 2h 16m 38s
[FIRRTL] Update, fix parser versions
Build and Test #27872: Pull request #7827 synchronize by seldridge
November 16, 2024 01:02 14m 7s dev/seldridge/update-parser-versions
November 16, 2024 01:02 14m 7s
[HandshakeToDC] Add clock and reset ports
Build and Test #27871: Pull request #7825 synchronize by teqdruid
November 15, 2024 23:59 13m 31s teqdruid/handshake/dc-clocks
November 15, 2024 23:59 13m 31s
[hlstool] Add option to use the DC lowering flow (#7819)
Build and Test #27870: Commit 395dec6 pushed by teqdruid
November 15, 2024 23:58 14m 5s main
November 15, 2024 23:58 14m 5s
[hlstool] Add option to use the DC lowering flow (#7819)
Windows build and test #6824: Commit 395dec6 pushed by teqdruid
November 15, 2024 23:58 12m 43s main
November 15, 2024 23:58 12m 43s
[FIRRTL] Update, fix parser versions
Build and Test #27869: Pull request #7827 opened by seldridge
November 15, 2024 23:55 14m 20s dev/seldridge/update-parser-versions
November 15, 2024 23:55 14m 20s
[HandshakeToDC] Add clock and reset ports
Build and Test #27868: Pull request #7825 opened by teqdruid
November 15, 2024 23:45 14m 4s teqdruid/handshake/dc-clocks
November 15, 2024 23:45 14m 4s
[FIRRTL] LowerClasses: drop the IR mapping
Build and Test #27867: Pull request #7824 opened by rwy7
November 15, 2024 23:14 15m 21s rwy7:fix-lower-classes
November 15, 2024 23:14 15m 21s
[FIRRTL] Refactor class lowering to avoid unnecessary cloning (#7823)
Windows build and test #6823: Commit 2fd0b29 pushed by mikeurbach
November 15, 2024 21:54 13m 33s main
November 15, 2024 21:54 13m 33s
[FIRRTL] Refactor class lowering to avoid unnecessary cloning (#7823)
Build and Test #27866: Commit 2fd0b29 pushed by mikeurbach
November 15, 2024 21:54 14m 0s main
November 15, 2024 21:54 14m 0s
Dedup: hash modules back->front (#7820)
Windows build and test #6822: Commit 2d93ce7 pushed by rwy7
November 15, 2024 20:35 12m 32s main
November 15, 2024 20:35 12m 32s
Dedup: hash modules back->front (#7820)
Build and Test #27864: Commit 2d93ce7 pushed by rwy7
November 15, 2024 20:35 14m 37s main
November 15, 2024 20:35 14m 37s