Senior Scientist with Alphacore, Circuits, EDA, auto-place and route, CAD, Testing, modelling are some of my interests. PhD in EE with ASU
Stars
0
results
for mirror starred repositories
written in SystemVerilog
Clear filter